We demonstrate the impact of plasma doping (PD) on the formation of source/drain extension of a p-type bulk-FinFET. The impurity distribution in a narrow fin (20nm) was observed with atom prove tomography (APT) and secondary ion mass spectroscopy (SIMS). The lateral distribution of boron in the Si fin formed by the PD is found to be uniform, and it is similar to the case with conventional beam line (BL) implantation. However, the vertical distribution of boron by the PD is much steeper than that by the conventional BL implantation. Simulations show that the drive current of the FinFET fabricated by the PD is 34% higher than that by the BL implantation under the same off-leakage current. Therefore, the PD is a key technology to fabricate the SDE of narrow bulk FinFETs.
Introduction
FinFET is one of the promising candidates to extend the CMOS device scaling, since the double gate (DG) structure is suitable for reduction of short channel effect (SCE) which is most serious problem of decanano transistors. We have already reported the channel and punch through stopper (PTS) profiles in a narrow Si fin. We have also demonstrated the substantial improvement of device characteristics of bulk-FinFETs, such as the threshold voltage roll-off, the drain induced barrier lowering (DIBL) effect, and junction capacitance [1] [2][3] [4] . On the other hand, conformal doping around Si fin is necessary to reduce parasitic resistance. Therefore, ion implantation with large tilt angle has been applied to form the SED region of FinFETs [2] , as well as the PD [5] . In particular, the advantage of the PD is obvious in the case of narrow interval of Si fins, since large tilt angle implantation is not adaptable in this case. It is, however, still not clarified whether the PD is superior to the conventional BL implantation for the SDE formation without tilt angle constraint. In this paper, we investigated detailed distribution of boron doped by PD and BL implantation in an isolated narrow Si fin, and found that the PD has been suitable to fabricate the SDE region of FinFETs. Figure 2 shows the process flow of sample preparation to investigate the dopant distribution in this paper. Si fins were formed on p-type (100) Si wafers, and the spaces between Si fins were filled by SiO 2 . After partial removal of the SiO 2 in the STI region, the PTS was formed by conventional BL implantation [2] . After SDE formation by PD or tilted BL implantation, the oxide in the STI regions was removed. Whole area was covered with amorphous Si (a-Si) and flattened by chemical mechanical polishing (CMP) according to the sample preparation technique in ref. [3] . The impurity distribution in the Si fin region was observed by secondary ion mass spectroscopy (SIMS) and atom probe tomography (APT). Figure 3 shows TEM image of Si fin sample with 20nm width.
Sample Preparation

Importance of Re-crystallization of Si fin
Defects in Si region due to high dose implantation should degrade the device characteristics, such as increase of both junction leakage current [6] and S/D extension resistance [7] . We observed the difference of crystallinity of Si fins doped by PD and BL implantation by TEM images, as shown in Figs. 4(a) and 5(a), respectively. The amorphous Si region due to helium bombardment during PD is observed. After spike annealing at 1045°C, the amorphous Si regions are perfectly recovered to single crystal Si, as seen in Fig.  4 (b) and figure 5(b). It is, therefore, considered that the crystallinity of Si fin region doped by PD followed by thermal annealing is identical with that by BL implantation. Figure 6 shows an example of the APT analysis or impurity distribution. From this figure, we found that the APT successfully determines atomistic distribution in Si fin and cap region (a-Si). It is possible to identify the position of interface between Si fin and cap a-Si region, thanks to the oxygen distribution. Figure 7 shows lateral distribution in Si fin of boron doped by PD and BL implantation in three regions (A-C). These figures indicate that, in the narrow Si fin, both PD and BL implantation result in almost identical boron distribution at the SDE region. The validity of APT analysis is confirmed by comparison with the result of SIMS. Figure 8 shows boron depth distribution in the Si fin measured by the APT and SIMS for PD (a) and BL implantation (b), respectively. These figures show the excellent agreement with each other. Figure 9 shows both boron distributions for PD and BL implantation and arsenic distribution for conventional BL implantation by SIMS. Arsenic region acts as a PTS beneath the channel region of the bulk-FinFET, as well as boron region corresponds to the SDE. We see that the boron concentrations by PD and BL implantation are almost same in Si fin above the STI, while the boron distribution doped by PD is steeper than that by BL implantation in deeper region.
Analysis of dopant distribution in narrow Bulk-FinFET
Effect of SDE distribution on Device Characteristics
We evaluate the impact of SDE boron distribution on device characteristics of p-type bulk-FinFET by 3D simulation. The simulation results for PD-SDE and BL-SDE are shown in Figs. 10(a) and (b). We found that the off-leakage current (I off ) of BL-SDE is much larger than that of PD-SDE with same on current (I on ). It is attributed to the punch through leakage current beneath the channel region caused by the broader boron distribution of BL-SDE. In order to reduce the large I off , the impurity profile in PTS for BL-SDE should be optimized. Figure 11(b) shows the optimized arsenic PTS distribution for BL-SDE FinFET by simulation so as to be identical I off with that for the PD-SDE case ( figure 11(a) ). These figures show that the arsenic distribution for BL-SDE has higher concentration, wider and deeper PTS region than that for PD-SDE to suppress the leak current. Arsenic distribution of BL-SDE FinFET results in I on degradation due to mobility lowering and narrowing of effective channel width. Simulation result shows that, in this case, PD-SDE FinFET has 34% higher I on than that of BL-SDE FinFET.
Conclusion In this paper, we investigated impurity distribution in a narrow Si fin region doped by the PD and tilted conventional BL implantation. The APT revealed that the lateral boron distribution doped by the PD is identical with that by BL implantation. However, vertical boron distribution of the PD is much steeper than that by the BL implantation. According to the difference of the vertical boron distribution, we found that the I off of p-type FinFET with PD-SDE is much smaller than that with BL-SDE. In addition, we tried to optimize the PTS distribution of BL-SDE FinFET by simulation so as to realize identical I off . We found that I on of BL-FinFET is largely deteriorated, and PD-SDE FinFET has 34% higher on-current than BL-SDE FinFET. In conclusion, the PD technology is more suitable for the formation of SDE for narrow bulk-FinFET than conventional BL implantation.
References 
